We need you as a Digital IC Design Engineer to be part of our multidisciplinary team to:

Develop and implement RTL code that meets functional, performance, and area requirements based on design specifications.
Create a software environment for the CPU subsystem code development.
Work closely with architects and system engineers to understand design specifications and performance targets.
Use testbenches to verify functionality of RTL design against specifications.
Provide technical support and documentation for verification and physical design teams.
Document design specifications, RTL code, and design trade-offs clearly.
Collaborate in an inter-disciplinary team. Understand (internal or external) customer needs, challenges and requirements and translate that into solutions that you can incorporate into your designs.

What we do for you

We offer you the opportunity to join one of the world’s premier research centers in nanotechnology. With your talent, passion and expertise, you’ll become part of a team that makes the impossible possible. Together, we shape the technology that will determine the society of tomorrow.

We are committed to being an inclusive employer and proud of our open, multicultural, and informal working environment with ample possibilities to take initiative and show responsibility. We commit to supporting and guiding you in this process; not only with words but also with tangible actions. Through imec.academy, 'our corporate university', we actively invest in your development to further your technical and personal growth.

We are aware that your valuable contribution makes imec a top player in its field. Your energy and commitment are therefore appreciated by means of a market appropriate salary with many fringe benefits.

Who you are

MSc or PhD in electronics engineering with 5+ years of relevant experience.
Strong experience with digital circuit design in (System) Verilog.
Experience with designing CPU and peripheral (sub-)systems.
Experience with CPU software development environments.
Experience with digital verification: verification plan definition, verification methodologies (UVM), code/functional coverage, constrained random verification, verification plan execution and tracking.
Understanding of the remaining steps of the digital ASIC-design flow is required: logic synthesis, timing analysis, power simulation, logic equivalence, DFT and/or P&R.
Knowledge of FPGA-development is a plus.
Knowledge of low-power designs is a plus.
Experience with Cadence IC design tools is a plus.
Experience with scripting languages like TCL, Matlab and Python is required.
Experience with revisioning systems, like git is required.
Structural way of working and ability to develop and manage activity planning is highly preferred.
Previous experience working closely with (internal or external) stakeholders is a plus.
Able to take initiative and responsibility for team’s success. Thinking pro-actively, working independently and having a creative problem-solving attitude are attributes that define yourself.
Have broad interest across disciplines and like to embrace new challenges.
Excellent communication skills in English (written and spoken).

The combination of our widely acclaimed leadership in microchip technology and profound software and ICT expertise is what makes us unique.

#J-18808-Ljbffr