Software Engineer for SoC Modeling and Runtime Systems
Fondazione Chips-IT
About Fondazione Chips-IT
The Foundation “Italian Center for the Design of Semiconductor Integrated Circuits,” also known as the Chips-IT Foundation, is a nonprofit research and technology organization under the supervision of the Ministries of Industry. The Foundation is Italy’s first RTO (Research and Technology Organization) vertically focused on semiconductor research and stands as a center of excellence in frontier research on semiconductor design, as well as a pivotal center of the Italian semiconductor ecosystem and expertise. Missions Of The Foundation- Promote the design and development of integrated circuits
- Strengthen the system of professional training in the field of microelectronics
- Ensure the establishment of a network of universities, research centers and enterprises that fosters innovation and technology transfer in the field
- Define and implement verification strategies at IP and SoC levels.
- Develop and maintain UVM-based verification environments, including testbenches and functional coverage.
- Design and execute test plans aligned with design specifications and requirements.
- Debug RTL and simulation issues using advanced tools and techniques.
- Integrate verification components and ensure complete test coverage.
- Contribute to regression infrastructure and manage automated test execution.
- Collaborate closely with RTL designers, DFT engineers, and physical implementation teams.
- Support post-silicon bring-up and validation activities as needed.
- Master’s degree in Computer Engineering, Electrical Engineering, or a related field.
- At least 5 years of experience in embedded software development or SoC modeling.
- Solid knowledge of C/C++ programming, software architecture, and performance optimization.
- Experience with operating systems, including Linux kernel and real-time OS (e.g., FreeRTOS, Zephyr).
- Hands-on experience with multi-core programming (e.g., OpenMP, pthreads).
- Experience deploying neural networks using frameworks such as TensorFlow Lite, ONNX Runtime, or TVM.
- Knowledge of SystemC, QEMU, or similar modeling tools is a strong plus.
- Familiarity with toolchains for RISC-V or ARM-based embedded platforms.
- Competitive compensation and contract type, to be negotiated based on qualifications and experience
- Possibility to enter into a PhD conjugating your job with a research program that will grant you the PhD title.
- Lunch tickets
- Private health care coverage depending on your role and contract
- Structured growth path, with ongoing access to training and updates
- Networking opportunities with industry-leading professionals
- International environment
- Hybrid work policy
- Tax deductions: Candidates from abroad, comprising Italian citizens, who have carried scientific research activity abroad and meet specific requirements, may be entitled to a taxable income deduction up to 90% for a period of 6 to 13 years
Offerta di lavoro pubblicata 2 mesi fa
Vuoi ricevere più offerte di lavoro?
Iscriviti per ricevere offerte simili a Software Engineer for SoC Modeling and Runtime Systems. Iscriviti ora!
Ricerche correlate
- senior developer Pavia (PV)
- developer Pavia (PV)
- part time developer Pavia (PV)
- programmatore software Pavia (PV)
- senior software engineer Pavia (PV)
- sviluppatore software junior Pavia (PV)
- developer sviluppatore programmatore Pavia (PV)
- software developer .net c # Pavia (PV)
- programmatore software junior Pavia (PV)
- junior developer Pavia (PV)
