Director - Silicon Logical Design

We are seeking a Director of Silicon Logical Design to lead and scale our digital design organization. In this role, you will be responsible for the architectural realization, RTL implementation, and integration of complex AI accelerator SoCs from specification through tape‑out. You will combine deep technical expertise with strong people leadership to drive execution, quality, and innovation across multiple silicon programs.

This is a hands‑on leadership role for someone who thrives at the intersection of architecture, implementation, and team building in a fast‑paced startup environment.

• Lead and grow the silicon logical (digital) design team, including RTL, integration, and design methodology
• Drive the translation of system and micro‑architecture specifications into high‑quality RTL implementations
• Own the end‑to‑end logical design execution for one or more SoCs, from concept through tape‑out
• Partner closely with architecture, verification, physical design, DFT, software, and product teams to ensure robust and scalable designs
• Define and enforce best practices for RTL quality, coding standards, reuse, and design reviews
• Oversee block‑level and top‑level integration, ensuring performance, power, area, and schedule targets are met
• Support bring‑up, debug, and silicon validation activities, including root‑cause analysis of silicon issues
• Contribute to long‑term technology and roadmap planning, including IP strategy and future architecture directions
• Mentor and develop engineers, fostering a culture of technical excellence, ownership, and collaboration

• Extensive experience in digital / logical design for complex SoCs, with multiple successful tape‑outs
• Proven ability to lead and grow high‑performing silicon design teams
• Strong expertise in RTL and micro‑architecture development (SystemVerilog / Verilog)
• Experience with large‑scale SoC integration, including CPUs, accelerators, memory subsystems, and interconnects
• Solid understanding of performance, power, and area trade‑offs in advanced process nodes
• Experience working closely with verification and physical design teams to achieve functional and timing closure
• Strong communication skills and the ability to operate at both strategic and hands‑on technical levels
• Preferred:
• Experience with AI/ML accelerators, GPUs, NPUs, or high‑performance compute architectures
• Familiarity with industry‑standard interconnects (e.g., AXI, NoC architectures)
• Knowledge of low‑power design techniques and multi‑clock / multi‑voltage systems
• Experience with silicon bring‑up, post‑silicon debug, and root‑cause analysis
• Experience working in a startup or fast‑scaling environment

We offer a flexible working arrangement, with options to:

• Work from one of our Axelera AI offices (Leuven in Belgium, Amsterdam and Eindhoven in the Netherlands, Zurich in Switzerland, Florence and Milan in Italy or Bristol in the United Kingdom) if you're already based in the vicinity.
• Work fully remotely from any European country (incl. the UK) you are already in.
• Relocate with us and work from Italy (Florence or Milan) or the Netherlands (Amsterdam or Eindhoven).

This is your chance to shape and be part of a dynamic, fast‑growing, international organization. We offer an attractive compensation package, including a pension plan, extensive employee insurances and the option to get company shares.

An open culture that supports creativity and continual innovation is awaiting you. Collaborative ownership and freedom with responsibility is characteristic for the way we act and work as a team.

At Axelera AI, we wholeheartedly embrace equal opportunity and hold diversity in the highest regard. Our steadfast commitment is to cultivate a warm and inclusive environment that empowers and celebrates every member of our team. We welcome applicants from all backgrounds to join us in shaping the future of AI.